ESSEC team launches Cyberagentur project SPARTAQUS

23 February 2026

We are delighted to be part of the new SPARTAQUS research project run by the Agentur für Innovation in der Cybersicherheit GmbH (Cyberagentur). The aim of the project is to strengthen the resilience of cryptographic methods for tomorrow's requirements and to develop innovative solutions for a secure digital future. Further information on the project context can be found in the press release of the Cyberagentur. 

SPARTAQUS has been assigned to Research Area 3 (Smart Card). Accordingly, our work focuses on the efficient hardware implementation of post-quantum cryptography (PQC) for resource-constrained, security-critical platforms. A particular focus is on side-channel resistance and robustness against fault analysis attacks in order to ensure a high level of security even under realistic attack models.

The project partner is the French company eShard, which contributes its proven expertise in security analysis. eShard will be responsible for evaluating and validating the developed implementations.

The importance of the project is also highlighted in the announcement on idw-online.

Through our participation in SPARTAQUS, we are contributing to the development of future-proof cryptographic solutions and strengthening European IT security research.

Image source: Nancy Glor / Copyright: Cyberagentur

Aktuelles

Second FORTRESS Project Meeting at CODE

On February 11–12, 2026, the FORTRESS consortium met at the CODE Research Institute of the Universität der Bundeswehr München for its second official project meeting.

IAS Winter School 2026 (AI4I) in Turin

Members of the ESSEC team participated in the IAS Winter School on Cryptography and Machine Learning (AI4I) in Turin in early February to engage with leading international researchers on recent developments at the intersection of cryptography and artificial intelligence.

ESSEC team presents lecture at NTU Singapore workshop

On September 19, 2025, the workshop “The Evolution of Trust: Hardware Security to Quantum Resistance” will take place at NTU's NiCE Free-style Space in Singapore. The ESSEC team will give a presentation entitled “Next-Gen PQC Hardware Accelerators: Performance, Flexibility, and Security” and present current research on performance optimization and security of post-quantum hardware in embedded systems.

ESSEC research team hosts workshop on PQC & secure hardware design

The ESSEC team is pleased to announce the ”1st Workshop on Post-Quantum Cryptography Resilience, Verification, and Secure Design Automation (WPQC'25)" – a specialist event on the connection between post-quantum cryptography and secure hardware design. The workshop will take place as part of ICCAD 2025 in Munich on October 29 and 30, 2025.

CHES 2025: ESSEC participation in the scientific program organization

The ESSEC team is pleased to actively participate in the organization of CHES 2025 (Conference on Cryptographic Hardware and Embedded Systems) in Kuala Lumpur, Malaysia.

ArcticCrypt 2025

The paper ‘Efficient Boolean-to-Arithmetic Mask Conversion in Hardware’ by Dr Aein Shahmirzadi and Prof. Hutter was recently accepted for the ArcticCrypt 2025 conference, which will take place in Longyearbyen, Svalbard from 6 to 11 July 2025.